

Table 5-3. 8086 Memory Addressing Options Identified by the EA Abbreviations in Tables 5-4, 5-5, and 5-6

Memory Reference	Segment Register	Base Register	Index Register	Possible Displacements		Assembly Language Operand Mnemonic
				16-Bit Unsigned	8-Bit High-order Bit Extended	
Normal Data Memory Reference	DS (Alternates* CS, SS or ES)	None	SI	X	X	X
			DI	X	X	X
	None	BX	SI	X	X	X
			DI	X	X	X
	DS	None	None	X	X	X
			None	X	X	X
	SS (Alternates* CS, DS or ES)	BP	SI	X	X	X
			DI	X	X	X
	None	None	None	X	X	X
			None	X	X	X
Stack	SS	SP	None			
String Data	DS	None	SI			
	ES	None	DI			
Instruction Fetch	CS	PC	None			
	CS	PC	None			
Branch	CS	PC	None			
	DS	DX	None	X		
I/O Data	DS	DX	None			
	These columns contribute to OEA.					This column to be provided
	These columns contribute to EA.					

* The segment override allows DS or SS to be replaced by one of the other segment registers

X These are displacements that can be used to compute memory addresses.

Shaded rows apply to EA and DADDR.
Shaded row applies to EA and LABEL.

The following abbreviations are used in Tables 5-4 and 5-5:

- AH Accumulator, high-order byte
- AL Accumulator, low-order byte
- AL7 The value of register AL high-order bit (0 or 1) extended to a byte (00₁₆ or FF₁₆)
- AX Accumulator, both bytes
- AX15 The value of register AX high-order bit (0 or 1) extended to a 16-bit word (0000₁₆ or FFFF₁₆)
- BD The destination is a byte operand (used only by the Assembler)
- BH B register, high-order byte
- BL B register, low-order byte
- BRANCH Program memory direct address, used in Branch addressing option shown in Tables 5-1 and 5-2
- BS The source is a byte operand (used only by the Assembler)
- BX B register, both bytes
- C Carry status
- CH C register, high-order byte
- CL C register, low-order byte
- CS Code Segment register
- CX C register, both bytes
- DADDR Data memory address operands identified in Table 5-3
- DATAB Eight bits of immediate data
- DATA16 16 bits of immediate data
- DH D register, high-order byte
- DI Destination Index register
- DISP An 8-bit or 16-bit signed displacement
- DISP8 An 8-bit signed displacement
- DL D register, low-order byte
- DS Data Segment register
- DX D register, both bytes
- EA Effective data memory address using any of the memory addressing options identified in Table 5-2
- ES Extra Segment register
- I Status flag set to 1
- I/D Increment/decrement selector for string operations; increment if D is 0, decrement if D is 1
- LABEL Direct data memory address, as identified in Table 5-2
- N A number between 0 and 7
- O Status flag reset to 0
- OEA Offset data memory address used to compute EA:
EA = OEA + [DS] * 16
- PC Program Counter
- PDX I/O port addressed by DX register contents; port number can range from 0 through 65,536
- PORT A label identifying an I/O port number in the range 0 through 255₁₀
- RB Any one of the eight byte registers: AH, AL, BH, BL, CH, CL, DH, or DL
- RBD Any RB register as a destination
- RBS Any RB register as a source
- RW Any one of the eight 16-bit registers: AX, BX, CX, DX, SP, BP, SI, or DI
- RWD Any RW register as a destination
- RWS Any RW register as a source
- SEGM Label identifying a 16-bit value loaded into the CS Segment register to execute a segment jump
- SFR Status Flags register
- SI Source Index register
- SP Stack Pointer
- SR Any one of the Segment registers CS, DS, ES, or SS
- SS Stack Segment register

U Status flag modified, but undefined
 V Any number in the range 0 through 255₁₀
 X Status flag modified to reflect result
 WD The destination is a word operand (used only by the Assembler)
 WS The source is a word operand (used only by the Assembler)
 [] Contents of the memory location addressed by the contents of the location enclosed in the double brackets
 [] The contents of the location enclosed in the brackets
 ← Data on the right-hand side of the arrow is moved to the location on the left-hand side of the arrow
 ↔ Contents of locations on each side of ↔ are exchanged
 — The two's complement of the value under the —
 ≠ Not equal to

INSTRUCTION EXECUTION TIMES AND CODES

Table 5-5 lists instructions in alphabetical order, showing object codes and execution times, for the 8086 and the 8088, expressed in whole clock cycles. Execution time is the time required from beginning execution of an instruction that is in the queue to beginning execution of the next instruction in the queue. The time required to place an instruction from memory into the queue (instruction fetch time) is not shown in the table, because of queuing, instruction fetch time occurs concurrently with instruction execution time and thus has no effect on overall timing, except as specifically noted in the table.

Instruction object codes are represented as two hexadecimal digits for instruction bytes without variations.

Instruction object codes are represented as eight binary digits for instruction bytes with variations for the instruction.

The following notation is used in Tables 5-4 and 5-5:

[] indicate an optional object code byte
 a one bit choosing length:
 in bit position 0 a=0 specifies 1 data byte; a=1 specifies 2 data bytes
 in bit position 1 a=0 specifies 2 data bytes; a=1 specifies 1 data byte
 aa two bits choosing address length:
 no DISP = 00
 one DISP byte = 01
 two DISP bytes = 10, or 00 with bbb = 110

bbb three bits choosing addressing mode:
 11 causes bbb to select a register, using the 3-bit code given below for reg.

000 EA = (BX) + (SI) + DISP
 001 EA = (BX) + (DI) + DISP
 010 EA = (BP) + (SI) + DISP
 011 EA = (BP) + (DI) + DISP
 100 EA = (SI) + DISP
 101 EA = (DI) + DISP
 110 EA = (BP) + DISP
 111 EA = (BX) + DISP

DISP represents two hexadecimal digit memory displacement
 ddd represents three binary digits identifying a destination register (see reg.)
 rr two binary digits identifying a segment register:

00 = ES
 01 = CS
 10 = SS
 11 = DS

three binary digits identifying a register:

16-bit 8-bit
 000 = AX AL
 001 = CX CL
 010 = DX DL
 011 = BX BL
 100 = SP AH
 101 = BP CH
 110 = SI DH
 111 = DI BH

sss represents three binary digits identifying a source register (see reg.)
 PPOQ represents four hexadecimal digit memory address
 v one bit choosing shift length:
 0 count = 1
 1 count = (CL)
 "don't care" bit
 x represents two hexadecimal data digits
 YY represents four hexadecimal data digits
 YYYY one bit where z XOR (ZF) = 1 terminates loop
 z Execution time is less than or equal to instruction fetch time.
 ** Includes up to eight clock cycles of overhead on each transfer due to queue maintenance. For conditional jumps, the lesser figure is when the test fails (no jump taken).

Effective Address calculation and extra clock cycles:

bbb	Extra Clock Periods		8086(1)	8088(2)
	EA			
000	(BX) + (SI)		7	7
000	(BX) + (SI) + DISP8		11	11
000	(BX) + (SI) + DISP16		11	15
001	(BX) + (DI)		8	8
001	(BX) + (DI) + DISP8		12	12
001	(BX) + (DI) + DISP16		12	16
010	(BP) + (SI)		8	8
010	(BP) + (SI) + DISP8		12	12
010	(BP) + (SI) + DISP16		12	16
011	(BP) + (DI)		7	7
011	(BP) + (DI) + DISP8		11	11
011	(BP) + (DI) + DISP16		11	15
100	(SI), (DI) or (BD)		5	5
101	or (BX)		9	9
110	+ DISP8		9	13
111	+ DISP16		9	6
	8-bit immediate		6	6
	16-bit immediate		6	10

(1) Add another 4 clock cycles for each 16-bit operand or an odd address boundary.
 (2) Add another 4 clock cycles for each 16-bit operand.

Substitute the clock cycles shown above wherever EA appears in Tables 5-4 and 5-5.

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
MOV		RW,DADDR	88 aadbbb [DISP][DISP]	8+EA		Load 16 bits of data from the data memory word addressed by DADDR to register RW [EA] — [RB]
MOV	DADDR,RB	[DISP][DISP]	88 aadbbb [DISP][DISP]	9+EA		Store the data byte from register RB in the memory byte addressed by DADDR [EA] — [RW]
MOV	DADDR,RW	[DISP][DISP]	89 aasbbb [DISP][DISP]	9+EA		Store the 16-bit data word from register RW in the memory word addressed by DADDR [EA] — [RW]
MOV	AL,LABEL	A0 PPOQ	A0 PPOQ	10		Load the data memory word directly addressed by LABEL into register AL [AL] — [EA]
MOV	AX,LABEL	A1 PPOQ	A1 PPOQ	10		Load the 16-bit data memory word directly addressed by LABEL into register AX [AX] — [EA]
MOV	LABEL,AL	A2 PPOQ	A2 PPOQ	10		Store the 8-bit contents of register AL into the data memory byte directly addressed by LABEL [EA] — [AL]
MOV	LABEL,AX	A3 PPOQ	A3 PPOQ	10		Store the 16-bit contents of register AX into the data memory word directly addressed by LABEL [EA] — [AX]
MOV	SR,DADDR	8E aortbbb [DISP][DISP]	8E aortbbb [DISP][DISP]	8+EA		Load into Segment register SR the contents of the 16-bit memory word addressed by DADDR [SR] — [EA]
MOV	DADDR,SR	8C aortbbb [DISP][DISP]	8C aortbbb [DISP][DISP]	9+EA		Store the contents of Segment register SR in the 16-bit memory location addressed by DADDR [EA] — [SR]
XCHG	RB,DADDR	86 aegbbb [DISP][DISP]	86 aegbbb [DISP][DISP]	17+EA		Exchange a byte of data between register RB and the data memory location addressed by DADDR [RB] — [EA]
XCHG	RW,DADDR	87 aegbbb [DISP][DISP]	87 aegbbb [DISP][DISP]	17+EA		Exchange 16 bits of data between register RW and the data memory location addressed by DADDR [RW] — [EA]
XLAT			D7	11		Load into AL the data byte stored in the memory location addressed by summing initial AL contents with DX contents [AL] — [[AL] + [BX]]

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
IN	AL,PORT	AL,DX	E4 YY	10		Load one byte of data from I/O port PORT into AL [AL] — [PORT]
IN	AX,PORT	AX,DX	E5 YY	10		Load 16 bits of data into AX. AL receives data from I/O port PORT, AH receives data from I/O port PORT+1 [AL] — [PORT], [AH] — [PORT+1]
IN	AL,DX		EC 1	8		Load into AL one byte of data from I/O port whose address is held in the DX register [AL] — [PDX]
IN	AX,DX		ED	8		Load 16 bits of data into AX. AL receives data from I/O port whose address is held in the DX register. AH receives data from I/O port whose address is one higher [AL] — [PDX], [AH] — [PDX+1]
OUT	AL,PORT		E6 YY	10		Output one byte of data from register AL to I/O port whose address is held in the DX register [PORT] — [AL]
OUT	AX,PORT		E7 YY	10		Output 16 bits of data. The AL register contents are output to I/O port PORT. The AH register contents are output to I/O port PORT+1 [PORT] — [AL], [PORT+1] — [AH]
OUT	AL,DX		EE 1	8		Output one byte of data from register AL to I/O port PORT [PDX] — [AL]
OUT	AX,DX		EF	8		Output 16 bits of data. The AL register contents are output to the I/O port whose address is held in the DX register. The AH register contents are output to the I/O port whose address is one higher [PORT] — [PDX], [PORT+1] — [PDX+1]
LDS	RW,DADDR	C5 aasbbb [DISP][DISP]	C5 aasbbb [DISP][DISP]	16+EA		Load 16 bits of data from the memory word addressed by DADDR into register RW. Load 16 bits of data from the next sequential memory word into the DS register [RW] — [EA], [DS] — [EA+2]
LEA	RW,DADDR	8D aasbbb [DISP][DISP]	8D aasbbb [DISP][DISP]	2+EA		Load into RW the 16-bit address displacement which, when added to the segment register contents, creates the effective data memory address [RW] — [EA], [ES] — [EA+2]
LES	RW,DADDR	C4 aasbbb [DISP][DISP]	C4 aasbbb [DISP][DISP]	16+EA		Load 16 bits of data from the memory word addressed by DADDR into register RW. Load 16 bits of data from the next sequential memory word into the ES register [RW] — [EA], [ES] — [EA+2]
MOV	RB,DADDR	8A aadbbb [DISP][DISP]	8A aadbbb [DISP][DISP]	8+EA		Load one byte of data from the data memory location addressed by DADDR to register RB [RB] — [EA]

Table 5-4. A Summary of 8086 and 8088 Instructions

Table B-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Secondary Memory Reference (Memory Operate) (Continued)															
	Mnemonic	Operands	Object Code	Clock Cycles	Statuses											Operation Performed
					Overflow	Interrupt	Sign	Zero	Parity	Arithmetic	Carry					
CMP	DADDR, RB	38 aassbbb [DISP][DISP]	9+EA	X	X											Subtract the 8-bit contents of register RB from the data memory byte addressed by DADDR. Discard the result, but adjust status flags.
CMP	DADDR, RW	39 aassbbb [DISP][DISP]	9+EA	X	X	X	X	X	X	X						Subtract the 16-bit contents of register RW from the data memory word addressed by DADDR. Discard the result, but adjust status flags.
DEC	DADDR	1111111a aas01bbb [DISP][DISP]	15+EA	X												Decrement the contents of the memory location addressed by DADDR. Depending on the prior definition of DADDR, an 8-bit or a 16-bit memory location may be decremented.
DIV	AX, DADDR	F6 aa110bbb [DISP][DISP]	(88-96)+EA	U												Divide the 16-bit contents of register AX by the 8-bit contents of the memory byte addressed by DADDR. Store the integer quotient in AL and the remainder in AH. If the quotient is greater than F ₁₆ , execute a "divide by 0" interrupt.
DIV	DX, DADDR	F7 aa110bbb [DISP][DISP]	(150-168)+EA	U												Divide the 32-bit contents of registers DX (high-order) and AX (low-order) by the 16-bit contents of the memory word addressed by DADDR. Store the integer quotient in AX and the remainder in DX. If the quotient is greater than F ₁₆ , execute a "divide by 0" interrupt.
IDIV	AX, DADDR	F6 aa111bbb [DISP][DISP]	(107-118)+EA	U												Divide the 16-bit contents of register AX by the 8-bit contents of the memory byte addressed by DADDR, treating both contents as signed binary numbers. Store the quotient, as a signed binary number, in AL. If the quotient is greater than -80 ₁₆ , execute a "divide by 0" interrupt.
IDIV	DX, DADDR	F7 aa111bbb [DISP][DISP]	(171-190)+EA	U												Divide the 32-bit contents of register DX (high-order) and AX (low-order) by the 16-bit contents of the memory word addressed by DADDR. Treat both contents as signed binary numbers. Store the quotient, as a signed binary number, in AX. Store the remainder, as an unsigned binary number, in AH. If the quotient is greater than 7FFF ₁₆ , or less than -8000 ₁₆ , execute a "divide by 0" interrupt.
IMUL	AL, DADDR	F6 aa101bbb [DISP][DISP]	(86-104)+EA	X												Multiply the 8-bit contents of register AL by the contents of the memory byte addressed by DADDR. Treat both numbers as signed binary numbers. Store the 16-bit product in AX.
IMUL	AX, DADDR	F7 aa101bbb [DISP][DISP]	(134-160)+EA	X												Multiply the 16-bit contents of register AX by the 16-bit contents of the memory word addressed by DADDR. Treat both numbers as signed binary numbers. Store the 32-bit product in DX (high-order) and AX (low-order word).

Table B-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Secondary Memory Reference (Memory Operate)															
	Mnemonic	Operands	Object Code	Clock Cycles	Statuses											Operation Performed
					Overflow	Interrupt	Sign	Zero	Parity	Arithmetic	Carry					
ADC	RB, DADDR	12 aadbbb [DISP][DISP]	9+EA	X												Add the contents of the 16-bit data word addressed by DADDR, plus the Carry status, to register RB.
ADC	RB, DADDR	13 aadbbb [DISP][DISP]	9+EA	X	X	X	X	X	X	X						Add the contents of the 16-bit data word addressed by DADDR, plus the Carry status, to register RB. Add the 16-bit contents of register RB to the data memory word addressed by DADDR.
ADC	DADDR, RB	10 aasbbb [DISP][DISP]	16+EA	X	X	X	X	X	X	X						Add the 8-bit contents of register RB, plus the Carry status, to the data memory byte addressed by DADDR.
ADC	DADDR, RW	11 aasbbb [DISP][DISP]	16+EA	X	X	X	X	X	X	X						Add the 16-bit contents of register RW, plus the Carry status, to the data memory word addressed by DADDR.
ADD	DADDR, RW	01 aasbbb [DISP][DISP]	16+EA	X	X	X	X	X	X	X						Add the 16-bit contents of register RW to the data memory word addressed by DADDR.
ADD	RB, DADDR	22 aadbbb [DISP][DISP]	9+EA	0												AND the 8-bit contents of register RB with the data memory byte addressed by DADDR.
AND	RB, DADDR	23 aadbbb [DISP][DISP]	9+EA	0												AND the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in RB.
AND	RB, DADDR	20 aasbbb [DISP][DISP]	16+EA	0												AND the 16-bit contents of register RW with the data memory word addressed by DADDR. Store the result in RW.
AND	DADDR, RB	21 aasbbb [DISP][DISP]	16+EA	0												AND the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in the addressed data memory word.
AND	DADDR, RW	21 aasbbb [DISP][DISP]	16+EA	0												AND the 16-bit contents of register RW with the data memory word addressed by DADDR. Store the result in the addressed data memory word.
CMP	RB, DADDR	3A aadbbb [DISP][DISP]	9+EA	X												Subtract the contents of the data memory byte addressed by DADDR from the contents of register RB. Discard the result, but adjust status flags.
CMP	RB, DADDR	3B aadbbb [DISP][DISP]	9+EA	X												Subtract the contents of the data memory word addressed by DADDR from the contents of register RB. Discard the result, but adjust status flags.
CMP	RW, DADDR	38 aadbbb [DISP][DISP]	9+EA	X												Subtract the 16-bit contents of the data memory word addressed by DADDR from the contents of register RW. Discard the result, but adjust status flags.

Secondary Memory Reference (Memory Operate) (Continued)										
Type	Mnemonic	Operands	Object Code	Clock Cycles	OD	DI	IT	SZ	AP	PC
RCL	DADDR,N	DADDR,N	110100va aa011bbb [DISP][DISP]	N=1 15+EA 4N+20+EA	X					
ROL	DADDR,N	DADDR,N	110100va aa000bbb [DISP][DISP]	N > 1 4N+20+EA	X					
ROR	DADDR,N	DADDR,N	110100va aa001bbb [DISP][DISP]	N=1 15+EA	X					
ROL	DADDR,N	DADDR,N	110100va aa000bbb [DISP][DISP]	N > 1 4N+20+EA	X					

Secondary Memory Reference (Memory Operate) (Continued)										
Type	Mnemonic	Operands	Object Code	Clock Cycles	OD	DI	IT	SZ	AP	PC
RCL	DADDR,N	DADDR,N	110100va aa011bbb [DISP][DISP]	N=1 15+EA 4N+20+EA	X					
ROL	DADDR,N	DADDR,N	110100va aa000bbb [DISP][DISP]	N > 1 4N+20+EA	X					
ROR	DADDR,N	DADDR,N	110100va aa001bbb [DISP][DISP]	N=1 15+EA	X					
ROL	DADDR,N	DADDR,N	110100va aa000bbb [DISP][DISP]	N > 1 4N+20+EA	X					

Rotate the contents of the data memory location addressed by DADDR left through the Carry status. If N = 1, then rotate one bit position. If N = CL, then register CL contents provide the number of bit positions. Depending on prior definition, DADDR may address a byte.

or DADDR may address a word:

Rotate the contents of the data memory location addressed by DADDR left. Move the left most bit into the Carry status. If N = 1, then rotate one bit position. If N = CL, then register CL contents provide the number of bit positions. Depending on prior definition, DADDR may address a byte.

or DADDR may address a word:

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Secondary Memory Reference (Memory Operate) (Continued)										
Type	Mnemonic	Operands	Object Code	Clock Cycles	OD	DI	IT	SZ	AP	PC
INC	DADDR	DADDR	1111111a aa000bbb [DISP][DISP]	15+EA	X					
MUL	AL,DADDR	F6 aa100bbb [DISP][DISP]	(76-83)+EA	X						
MUL	F7	F7 aa100bbb [DISP][DISP]	(124-139)+EA	X						
NEG	DADDR	1111011a aa011bb [DISP][DISP]	16+EA	X						
NOT	DADDR	1111011a aa010bbb [DISP][DISP]	16+EA	X						
OR	RB,DADDR	0A aadddd [DISP][DISP]	9+EA	X	X	X	X	X	X	X
OR	RW,DADDR	0B aadddd [DISP][DISP]	9+EA	X	X	X	X	X	X	X
OR	DADDR,RB	08 aadddd [DISP][DISP]	16+EA	X	X	X	X	X	X	X
OR	DADDR,RW	09 aadddd [DISP][DISP]	16+EA	X	X	X	X	X	X	X

Increment the contents of the memory location addressed by DADDR. Depending on the prior definition of DADDR, an 8-bit or a 16-bit memory location may be incremented.

Multiply the 8-bit contents of register AL by the contents of the memory byte addressed by DADDR. Treat both numbers as unsigned binary numbers. Store the 16-bit product in AX.

Multiply the 16-bit contents of register AX by the 16-bit contents of the memory word addressed by DADDR. Treat both numbers as unsigned binary numbers. Store the 32-bit product in DX (high-order word) and AX (low-order word).

Two's complement the contents of the addressed memory location. Depending on the prior definition of DADDR, an 8-bit or 16-bit memory location may be twos complemented.

Ones complement the contents of the addressed memory location. Depending on the prior definition of DADDR, an 8-bit or 16-bit memory location may be ones complemented.

[RB] ← [EA] OR [RB]
OR the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in RB.

[RW] ← [EA] OR [RW]
OR the 16-bit contents of register RW with the data memory word addressed by DADDR. Store the result in RW.

[EA] ← [EA] OR [RB]
OR the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in the data memory byte.

[EA] ← [EA] OR [RW]
OR the 16-bit contents of register RW with the data memory word addressed by DADDR. Store the result in the data memory word.

Store the result in the data memory word.

[EA] ← [EA] + 1

[AX] ← [AL] · [EA]
Multiply the 8-bit contents of register AL by the contents of the memory byte addressed by DADDR. Treat both numbers as unsigned binary numbers. Store the 16-bit product in AX.

[DX] [AX] ← [AX] · [EA]
Multiply the 16-bit contents of register AX by the 16-bit contents of the memory word addressed by DADDR. Treat both numbers as unsigned binary numbers. Store the 32-bit product in DX (high-order word) and AX (low-order word).

[EA] ← NOT [EA]
Ones complement the contents of the addressed memory location. Depending on the prior definition of DADDR, an 8-bit or 16-bit memory location may be twos complemented.

[EA] ← NOT [EA]
Ones complement the contents of the addressed memory location. Depending on the prior definition of DADDR, an 8-bit or 16-bit memory location may be ones complemented.

[RB] ← [EA] OR [RB]
OR the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in RB.

[RW] ← [EA] OR [RW]
OR the 16-bit contents of register RW with the data memory word addressed by DADDR. Store the result in RW.

[EA] ← [EA] OR [RB]
OR the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in the data memory byte.

[EA] ← [EA] OR [RW]
OR the 16-bit contents of register RW with the data memory word addressed by DADDR. Store the result in the data memory word.

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Secondary Memory Reference (Memory Operata) (Continued)		Type
Mnemonic	Operands	
SBB	DADDR,RB	18 aassbbb [DISP][DISP]
SBB	DADDR,RW	19 aassbbb [DISP][DISP]
SBB	DADDR,RW	16+EA [DISP][DISP]
SBB	DADDR,N	110100va a01bbb [DISP][DISP]
SBB	DADDR,N	110100va a01bbb [DISP][DISP]
SBB	DADDR,N	N=1 15+EA; N > 1 4N+20+EA [DISP][DISP]
SBB	RB,DADDR	9+EA [DISP][DISP]
SBB	RW,DADDR	9+EA [DISP][DISP]
SBB	DADDR,RB	16+EA [DISP][DISP]
SBB	DADDR,RW	16+EA [DISP][DISP]
SBB	DADDR,RB	28 aassbbb [DISP][DISP]
SBB	DADDR,RW	29 aassbbb [DISP][DISP]
TEST	DADDR,RB	84 aaregbbb [DISP][DISP]
		Clock Cycles
		Object Code
		Stauses
		Operation Performed

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Secondary Memory Reference (Memory Operata) (Continued)		Type
Mnemonic	Operands	
SAL	DADDR,N	110100va a001bbb [DISP][DISP]
SAR	DADDR,N	110100va a0111bbb [DISP][DISP]
SAR	RB,DADDR	1A addd bbb [DISP][DISP]
SAR	RW,DADDR	1B addd bbb [DISP][DISP]
SAR	DADDR,N	N=1 15+EA; N > 1 4N+20+EA [DISP][DISP]
SAR	RB,DADDR	9+EA [DISP][DISP]
SAR	RW,DADDR	9+EA [DISP][DISP]
SAR	DADDR,N	110100va a0111bbb [DISP][DISP]
SAR	DADDR,N	110100va a0111bbb [DISP][DISP]
SAR	DADDR,N	N=1 15+EA; N > 1 4N+20+EA [DISP][DISP]
		Clock Cycles
		Object Code
		Stauses
		Operation Performed

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands)	Object Code	Clock Cycles	Statuses													Operation Performed								
					O	D	I	T	S	Z	A	P	C													
CALL	BRANCH	BRANCH, SEGMENT	9A PPOQ PPOQ	28**																					Call a subroutine in another program segment using direct addressing. BRANCH and SEGMENT are labels that become different 16-bit data words; they are loaded into PC and CS, respectively. Call a subroutine in the current program segment using indirect addressing. The address of the subroutine called is stored in the 16-bit data memory word addressed by DADDR. The new CS register contents is stored in the next sequential program memory word. [SP] ← [PC], [SP] ← [SP-2], [PC] ← [RW]	
CALL	DADDR	DADDR, CS	FF aa010bbb [DISP][DISP]	21+EA**																						Call a subroutine in a different program segment using indirect addressing. The address of the subroutine called is stored in the 16-bit data memory word addressed by DADDR. The new CS register contents is stored in the next sequential program memory word. [CS] ← [EA+2], [SP] ← [CS], [SP] ← [SP-2], [PC] ← [EA]
CALL	DADDR, CS	DADDR, CS	FF aa010bbb [DISP][DISP]	24+EA**																						Jump indirect into a new segment. The 16-bit contents of the data memory word addressed by DADDR is loaded into PC. The next sequential 16-bit data memory word's contents is loaded into the CS segment register. [PC] ← [RW]
JMP	BRANCH	BRANCH, SEGMENT	E8 DISP DISP	19**																						Call a subroutine in another program segment using direct addressing. BRANCH and SEGMENT are labels that become different 16-bit data words; they are loaded into PC and CS, respectively. Call a subroutine in the current program segment using indirect addressing. The address of the subroutine called is stored in the 16-bit data memory word addressed by DADDR. The new CS register contents is stored in the next sequential program memory word. [CS] ← [EA+2], [SP] ← [CS], [SP] ← [SP-2], [PC] ← [EA]
JMP	DADDR, CS	DADDR, CS	FF aa010bbb [DISP][DISP]	11																						Jump to memory location whose address is contained in register RW. [PC] ← [RW]
CALL	BRANCH	BRANCH, SEGMENT	E8 DISP DISP	19**																						Call a subroutine in another program segment using direct addressing. BRANCH and SEGMENT are labels that become different 16-bit data words; they are loaded into PC and CS, respectively. Call a subroutine in the current program segment using indirect addressing. The address of the subroutine called is stored in the 16-bit data memory word addressed by DADDR. The new CS register contents is stored in the next sequential program memory word. [CS] ← [EA+2], [SP] ← [CS], [SP] ← [SP-2], [PC] ← [EA]
CALL	DADDR, CS	DADDR, CS	FF aa010bbb [DISP][DISP]	37+EA**																						Call a subroutine in a different program segment using indirect addressing. The address of the subroutine called is stored in the 16-bit data memory word addressed by DADDR. The new CS register contents is stored in the next sequential program memory word. [CS] ← [EA+2], [SP] ← [CS], [SP] ← [SP-2], [PC] ← [EA]
CALL	DADDR	DADDR	FF aa010bbb [DISP][DISP]	21+EA**																						Call a subroutine in the current program segment using indirect addressing. The address of the subroutine called is stored in the 16-bit data memory word addressed by DADDR. The new CS register contents is stored in the next sequential program memory word. [CS] ← [EA+2], [SP] ← [CS], [SP] ← [SP-2], [PC] ← [EA]
CALL	CS	CS	C3	8**																						Call a subroutine whose address is contained in register RW. [PC] ← [SP], [SP] ← [SP] + 2
RET	CS	CS	C3	8**																						Return from a subroutine in the current segment. [PC] ← [SP], [SP] ← [SP] + 2
RET	DATA16	DATA16	C2 YYYY	17**																						Return from a subroutine in another segment. [PC] ← [SP], [SP] ← [SP] + 2 + DATA16
RET	CS, DATA16	CS, DATA16	CA YYYY	18**																						Return from a subroutine in another segment and add an immediate displacement to SP. [PC] ← [SP], [SP] ← [SP] + 2, [CS] ← [SP], [SP] ← [SP] + 2 + DATA16

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands)	Object Code	Clock Cycles	Statuses													Operation Performed								
					O	D	I	T	S	Z	A	P	C													
TEST	DADDR, RW	DADDR, RW	85 aarg bbb [DISP][DISP]	9+EA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AND the 16-bit contents of the data memory word addressed by DADDR with the contents of 16-bit register RW. Discard the result, but adjust status flags appropriately. [RB] XOR [EA]
XOR	RB, DADDR	RB, DADDR	32 aadbbb [DISP][DISP]	9+EA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Exclusive OR the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in RB. [RW] XOR [EA]
XOR	RW, DADDR	RW, DADDR	33 aadbbb [DISP][DISP]	9+EA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Exclusive OR the 16-bit contents of register RW with the 16-bit data memory word addressed by DADDR. Store the result in RW. [RW] XOR [EA]
XOR	DADDR, RB	DADDR, RB	30 aasebbb [DISP][DISP]	16+EA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Exclusive OR the 8-bit contents of register RB with the data memory byte addressed by DADDR. Store the result in RW. [EA] XOR [EA]
XOR	DADDR, RW	DADDR, RW	31 aassbbb [DISP][DISP]	16+EA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Exclusive OR the 16-bit contents of register RW with the data memory word addressed by DADDR. Store the result in the addressed data memory word. [EA] XOR [EA]
MOV	DADDR, DATA16	DADDR, DATA16	C6 aa00bbb [DISP][DISP] YY	10+EA																						Load the immediate data byte DATA16 into the data memory byte addressed by DADDR. [EA] ← DATA16
MOV	DADDR, DATA16	DADDR, DATA16	C7 aa00bbb [DISP][DISP] YYYY	10+EA																						Load the immediate 16-bit data word DATA16 into the data memory word addressed by DADDR. [EA] ← DATA16
MOV	RB, DATA16	RB, DATA16	1011 0ddd YY	4*																						Load the immediate data byte DATA16 into 8-bit register RB. [RB] ← DATA16
MOV	RW, DATA16	RW, DATA16	1011 1ddd YYYY	4*																						Load the immediate 16-bit data word DATA16 into 16-bit register RW. [RW] ← DATA16
JMP	BRANCH	BRANCH	11010a1 [DISP][DISP]	15**																						Jump direct to program memory location identified by label BRANCH. The displacement [DISP] which must be added to the Program Counter will be computed as an 8-bit or 16-bit signed binary number, as needed, by the assembler. [PC] ← DATA16, [CS] ← DATA16
JMP	BRANCH, SEGMENT	BRANCH, SEGMENT	EA PPOQ PPOQ	15**																						Jump direct into a new segment. BRANCH is a label which becomes a 16-bit unsigned data value which is loaded into PC. SEGMENT is a label which becomes another 16-bit unsigned data value that is loaded into the CS segment register. [PC] ← [EA]
JMP	DADDR	DADDR	FF aa100bbb [DISP][DISP]	18+EA**																						Jump indirect in current segment. The 16-bit contents of the data memory word addressed by DADDR is loaded into PC. [PC] ← [EA]

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands)	Object Code	Clock Cycles	Statuses													Operation Performed
					O	D	I	T	S	Z	A	P	C					
ADD	ADD	AL,DATA8	04 YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 8-bit immediate data to the AL register
ADD	ADD	AX,DATA16	05 YYYY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 16-bit immediate data to the AX register
ADD	ADD	RB,DATA8	80 11000ddd YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 8-bit immediate data to the RB register
ADD	ADD	RW,DATA16	81 11000ddd	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 16-bit immediate data to the RW register
ADD	DADDR,	DATA8	80 aa000bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 8-bit immediate data to the data memory byte addressed by DADDR
ADD	DADDR,	DATA16	81 aa010bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 16-bit immediate data, plus carry, to the data memory word addressed by DADDR
ADC	ADC	AL,DATA8	14 YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 8-bit immediate data, plus carry, to the AL register
ADC	ADC	AX,DATA16	15 YYYY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 16-bit immediate data, plus carry, to the AX register
ADC	ADC	B,DATA8	80 11010ddd YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 8-bit immediate data, plus carry, to the RB register
ADC	ADC	RW,DATA16	81 11010ddd	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 16-bit immediate data, plus carry, to the RW register
ADC	DADDR,	DATA8	80 aa010bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 8-bit immediate data, plus carry, to the RB register
ADC	DADDR,	DATA16	81 aa010bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	ADD 16-bit immediate data, plus carry, to the data memory word addressed by DADDR
AND	AND	AL,DATA8	24 YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	AND 8-bit immediate data with AL register contents
AND	AND	AX,DATA16	25 YYYY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	AND 16-bit immediate data with AX register contents
AND	AND	RB,DATA8	80 11100ddd YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	AND 8-bit immediate data with RB register contents
AND	AND	RW,DATA16	81 11000ddd	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	AND 16 bit immediate data with RW register contents
AND	DADDR,	DATA8	80 aa100bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	AND 8-bit immediate data with contents of data memory byte addressed by DADDR
AND	DADDR,	DATA16	81 aa100bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	AND 16-bit immediate data with contents of 16-bit data memory word addressed by DADDR

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands)	Object Code	Clock Cycles	Statuses													Operation Performed
					O	D	I	T	S	Z	A	P	C					
CMP	CMP	AL,DATA8	3C YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 8-bit immediate data from AL register contents. Discard result, but adjust status flags
CMP	CMP	AX,DATA16	3D YYYY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 16-bit immediate data from AX register contents. Discard result, but adjust status flags
CMP	CMP	RB,DATA8	80 11111ddd YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 8-bit immediate data from RB register contents. Discard result, but adjust status flags
CMP	CMP	RW,DATA16	100000a1	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 16-bit immediate data from RW register contents. Discard result, but adjust status flags
CMP	DADDR,	DATA8	80 aa111bbb	10+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 8-bit immediate data from contents of data memory byte addressed by DADDR. Discard result, but adjust status flags
CMP	DADDR,	DATA16	81 111bbb	10+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 16-bit immediate data from contents of 16-bit data memory word addressed by DADDR. Discard result, but adjust status flags
OR	OR	AL,DATA8	0C YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	OR 8-bit immediate data with AL register contents
OR	OR	AX,DATA16	0D YYYY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	OR 16-bit immediate data with AX register contents
OR	OR	RB,DATA8	80 11001ddd YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	OR 8-bit immediate data with RB register contents
OR	OR	RW,DATA16	81 11001ddd	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	OR 16-bit immediate data with RW register contents
OR	DADDR,	DATA8	80 aa010bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	OR 8-bit immediate data with contents of data memory byte addressed by DADDR
OR	DADDR,	DATA16	81 aa001bbb	17+EA	X	X	X	X	X	X	X	X	X	X	X	X	X	OR 16-bit immediate data with contents of 16-bit data memory word addressed by DADDR
SBB	SBB	AL,DATA8	1C YY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 8-bit immediate signed binary data from AL register contents using two's complement arithmetic. If the Carry status was originally 1 decrement the result
SBB	SBB	AX,DATA16	1D YYYY	4*	X	X	X	X	X	X	X	X	X	X	X	X	X	Subtract 16-bit immediate signed binary data from AX register contents using two's complement arithmetic. If the Carry status was originally 1 decrement the result

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
TEST	AX,DATA16	A9 YYY	4.	0	X X X X X X X X X X	[AX] AND DATA16 but adjust status flags
TEST	RB,DATA8	F6 11000ddd YY	5.	0	X X X X X X X X X X	[RB] AND DATA8 but adjust status flags AND the 8-bit immediate data and RB register contents. Discard the result but
TEST	RW,DATA16	F7 11000ddd YYY	5.	0	X X X X X X X X X X	[RW] AND DATA16 adjust status flags
TEST	DADDR, DATA8	F6 aa000bbb [DISP][DISP] YY	11+EA	0	X X X X X X X X X X	[EA] AND DATA8 AND the 8-bit immediate data and the contents of the data memory location addressed by DADDR. Discard the result but adjust status flags
TEST	DADDR, DATA16	F7 aa000bbb [DISP][DISP] YYY	11+EA	0	X X X X X X X X X X	[EA] AND DATA16 AND the 16-bit immediate data and the contents of the 16-bit data memory word addressed by DADDR. Discard the result but adjust status flags
XOR	AL,DATA8	34 YY	4.	0	X X X X X X X X X X	[AL] — [AL] XOR DATA8 Exclusive OR 8-bit immediate data with AL register contents
XOR	AX,DATA16	35 YYY	4.	0	X X X X X X X X X X	[AX] — [AX] XOR DATA16 Exclusive OR 16-bit immediate data with AX register contents
XOR	RB,DATA8	80 11110ddd YY	4.	0	X X X X X X X X X X	[RB] — [RB] XOR DATA8 Exclusive OR 8-bit immediate data with RB register contents
XOR	RW,DATA16	81 11110ddd YYY	4.	0	X X X X X X X X X X	[RW] — [RW] XOR DATA16 Exclusive OR 16-bit immediate data with RW register contents
XOR	DADDR, DATA8	80 aa010bbb [DISP][DISP] YY	17+EA	0	X X X X X X X X X X	[EA] — [EA] XOR DATA8 Exclusive OR 8-bit immediate data with contents of the data memory byte ad- dressed by DADDR
XOR	DADDR, DATA16	81 aa010bbb [DISP][DISP] YYY	17+EA	0	X X X X X X X X X X	[EA] — [EA] XOR DATA16 Exclusive OR 16-bit immediate data with contents of the 16-bit data memory word addressed by DADDR
Branch On Condition	LOOP	DISP8	E2 DISP	5 or 17**		[CX] — [CX] — 1 if [CX] ≠ 0 then [PC] — [PC] + DISP8 Decrement CX register and branch if CX contents are not 0
	LOOPE	DISP8	E1 DISP	6 or 18**		[CX] — [CX] — 1 if [CX] ≠ 0 and [Z] = 1 then [PC] + DISP8 Decrement CX register and branch if CX contents is not 0 and Z status is 1
	LOOPNE	DISP8	E0 DISP	5 or 19**		[CX] — [CX] — 1 if [CX] ≠ 0 and [Z] = 0 then [PC] — [PC] + DISP8 Decrement CX register and branch if CX contents is not 0 and Z status is 0
	LOOPNZ	DISP8	JA	4 or 16**		See LOOPNE See LOOPE Branch if C or Z is 0

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
SBB	RB,DATA8	80 11011ddd YY	4.	X	X X X X X X X X X X	[RB] — [RB] — [DATA8 - [C]] Subtract 8-bit immediate signed binary data from RB register contents using two's complement arithmetic. If the Carry status was originally 1 decre- ment the result
SBB	DADDR, DATA8	80 aa011bbb [DISP][DISP] YY	17+EA	X	X X X X X X X X X X	[EA] — [EA] — [DATA8 - [C]] Subtract 8-bit immediate signed binary data from contents of data memory addressed by DADDR using two's complement arithmetic. If the Carry status was originally 1 decrement the result
SBB	DADDR, DATA16	aa011bbb [DISP][DISP] YYY	17+EA	X	X X X X X X X X X X	[EA] — [EA] — [DATA16 - [C]] Subtract 16-bit immediate signed binary data from contents of 16-bit data memory word addressed by DADDR using two's complement arithmetic. If the Carry status was originally 1 decrement the result
SUB	AL,DATA8	2C YY	4.	X	X X X X X X X X X X	[AL] — [AL] — [DATA8] Subtract the 8-bit immediate signed binary data from AL register contents using two's complement arithmetic
SUB	AX,DATA16	2D YYY	4.	X	X X X X X X X X X X	[AX] — [AX] — [DATA16] Subtract the 16-bit immediate signed binary data from AX register contents using two's complement arithmetic
SUB	RB,DATA8	80 11101ddd YY	4.	X	X X X X X X X X X X	[RB] — [RB] — [DATA8] Subtract the 8-bit immediate signed binary data from RB register contents using two's complement arithmetic
SUB	RW,DATA16	81 11101ddd YYY	4.	X	X X X X X X X X X X	[RW] — [RW] — [DATA16] Subtract the 16-bit immediate signed binary data from RW register contents using two's complement arithmetic
SUB	DADDR, DATA8	80 aa011bbb [DISP][DISP] YY	17+EA	X	X X X X X X X X X X	[EA] — [EA] — [DATA8] Subtract the 8-bit immediate signed binary data from the contents of the data memory byte addressed by DADDR using two's complement arithmetic
SUB	DADDR, DATA16	aa011bbb [DISP][DISP] YYY	17+EA	X	X X X X X X X X X X	[EA] — [EA] — [DATA16] Subtract the 16-bit immediate signed binary data from the contents of the 16-bit data memory word addressed by DADDR using two's complement arithmetic
TEST	AL,DATA8	A8 YY	4.	X	X X X X X X X X X X	[AL] AND DATA8 AND the 8-bit immediate data and AL register contents. Discard the result but adjust status s

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operand(s)	Object Code	Clock Cycles	Statuses	Operation Performed
Block Transfer and Search	CMPS	BD,BS	A6	22	X N/D	Compare the data bytes addressed by the SI and DI index registers using string data addressing [[SI]] - [[DI]], [SI] - [DI] ± 1
	CMPS	WD,WS	A7	22	X N/D	Compare the 16-bit data words addressed by the SI and DI index registers using string data addressing [[SI]] - [[DI]], [SI] ± 2, [DI] - [DI] ± 2
	LODS	BD,BS	AC	12	N/D	Move a data word from the 16-bit location addressed by the SI index register to the AX register using string data addressing [[DI]] - [[SI]], [SI] - [DI] ± 1
	LODS	WD,WS	AD	12	N/D	Move a data byte from the location addressed by the SI index register to the extra segment location addressed by the DI register using string data addressing [[DI]] - [[SI]], [SI] - [DI] ± 1
	MOVS	BD,BS	A4	18	N/D	Move a 16-bit data word from the location addressed by the SI index register to the extra segment location addressed by the DI register using string data addressing [[DI]] - [[SI]], [SI] - [DI] ± 2
	MOVS	WD,WS	A5	18	N/D	Move a 16-bit data word from the location addressed by the SI index register to the extra segment location addressed by the DI register using string data addressing [[DI]] - [[SI]], [SI] - [DI] ± 2
Register - Register Move	MOV	RBD,RBS	8A 1 dddd	2		Move the contents of any RB register to any RB register [RBD] - [RBS]
	MOV	RWD,RWS	8B 1 dddd	2		Move the contents of any RW register to any RW register [SR] - [RWS]
	MOV	SR,RW	8E 1 0rsss	2		Move the contents of any RW register to any RW register [SR] - [RWS]
	MOV	RW,SR	8C 1 10rddd	2		Move the contents of any Segment register to any Segment register [RWD] - [SR]
	XCHG	AX,RW	1001 0reg	3		Exchange the contents of AX and any RW register [AX] - [RW]
	XCHG	RB,RB	86 1 regreg	4		Exchange the contents of any two RB registers [RB] - [RB]
	XCHG	RW,RW	87 1 regreg	4		Exchange the contents of any two RW registers [RW] - [RW]
BOC (Cont.)	JPO	DISP8	7B DISP	4 or 16..		See JNP
	JS	DISP8				Branch if S is 1
	JZ	DISP8				See JF

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operand(s)	Object Code	Clock Cycles	Statuses	Operation Performed
Branch On Condition (Continued)	JAE	DISP8	73 DISP	4 or 16..		[PC] - [PC] + DISP8
	JB	DISP8	72 DISP	4 or 16..		Branch if C is 0
	JBE	DISP8	76 DISP	4 or 16..		Branch if C is 1
	JCXZ	DISP8	E3 DISP	6 or 18..		Branch if the CX register contents is 0
	JE	DISP8	74 DISP	4 or 16..		Branch if Z is 1
	JG	DISP8	7F DISP	4 or 16..		Branch if Z is 0 or the S and O statuses are the same
	JGE	DISP8	7D DISP	4 or 16..		Branch if Z is 0 or the S and O statuses are the same
	JL	DISP8	7C DISP	4 or 16..		Branch if the S and O statuses are the same
	JLE	DISP8	7E DISP	4 or 16..		Branch if the S and O statuses differ
	JNA	DISP8	JNAE	4 or 16..		Branch if Z is 1 or the S and O statuses differ
	JNBE	DISP8	JNBE	4 or 16..		Branch if Z is 1 or the S and O statuses differ
	JNLE	DISP8	JNLE	4 or 16..		Branch if Z is 1 or the S and O statuses differ
	JNGE	DISP8	JNGE	4 or 16..		Branch if Z is 1 or the S and O statuses differ
	JNO	DISP8	JNO	4 or 16..		Branch if Z is 1 or the S and O statuses differ
	JNB	DISP8	JNBE	4 or 16..		Branch if C is 0
	JNPL	DISP8	JNPL	4 or 16..		Branch if C is 0
	JNPL	DISP8	JNPL	4 or 16..		Branch if C is 0
	JNP	DISP8	JNP	4 or 16..		Branch if C is 0
	JNS	DISP8	JNS	4 or 16..		Branch if O is 0
	JNZ	DISP8	JNZ	4 or 16..		Branch if O is 0
	JO	DISP8	JO	4 or 16..		Branch if O is 1
	JZ	DISP8	JZ	4 or 16..		Branch if O is 1
	JP	DISP8	JP	4 or 16..		Branch if P is 1
	JPE	DISP8	JPE	4 or 16..		Branch if P is 1

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operand(s)	Object Code	Clock Cycles	Statuses	Operation Performed
DIV	DIV	RBS	F6 11110sss	80-90	U U U U U U U U U U U U U U U U U U	[AX] → [AX]/[RBS] Divide the 16-bit contents of AX by the 8-bit contents of RBS. Store the integer quotient in AL and the remainder in AH. If the quotient is greater than FF ₁₆ , execute a "divide by 0" interrupt
DIV	DIV	RWS	F7 11110sss	144-162	U U U U U U U U U U U U U U U U U U	[DX] [AX] → [DX] [AX]/[RWS] Divide the 32-bit contents of RWS by the 16-bit contents of AX and the remainder in DX. If the quotient is greater than FFF ₁₆ , execute a "divide by 0" interrupt
IDIV	IDIV	RBS	F6 11111sss	101-112	U U U U U U U U U U U U U U U U U U	[AX] → [AX]/[RBS] Divide the 16-bit contents of register AX by the 8-bit contents of RBS, treating both contents as signed binary numbers. Store the quotient, as a signed binary number, in AL. Store the remainder, as an unsigned binary number, in AH. Store the remainder, as an unsigned binary number, in AX. Store the remainder, as an unsigned binary number, in AH. If the quotient is greater than FF ₁₆ , or less than -80 ₁₆ , execute a "divide by 0" interrupt
IDIV	IDIV	RWS	F7 11111sss	165-184	U U U U U U U U U U U U U U U U U U	[DX] [AX] → [DX] [AX]/[RWS] Divide the 32-bit contents of register DX (high-order) and AX (low-order) by the 16-bit contents of RWS. Treat both contents as signed binary numbers. Store the quotient, as a signed binary number, in AL. Store the remainder, as an unsigned binary number, in AH. If the quotient is greater than FF ₁₆ , or less than -80 ₁₆ , execute a "divide by 0" interrupt
IMUL	IMUL	RBS	F6 11101sss	80-98	X X X X X X X X X X X X X X X X X X	[AX] → [AL] * [RBS] Multiply the 8-bit contents of register AL by the contents of RBS. Treat both numbers as signed binary numbers. Store the 16-bit product in AX
IMUL	IMUL	RWS	F7 11101sss	128-164	X X X X X X X X X X X X X X X X X X	[DX] [AX] → [DX] [AX] * [RWS] Multiply the 16-bit contents of register AX by the 16-bit contents of RWS. Treat both numbers as signed binary numbers. Store the 32-bit product in DX
MUL	MUL	RBS	F6 11100sss	70-77	X X X X X X X X X X X X X X X X X X	[AX] → [AL] * [RBS] Multiply the 8-bit contents of register AL by the contents of RBS. Treat both numbers as unsigned binary numbers. Store the 16-bit product in AX
MUL	MUL	RWS	F7 11100sss	118-133	X X X X X X X X X X X X X X X X X X	[DX] [AX] → [DX] [AX] * [RWS] Multiply the 16-bit contents of register AX by the 16-bit contents of RWS. Treat both numbers as unsigned binary numbers. Store the 32-bit product in DX
OR	OR	RBD,RBS	0A 11dsss	3	X X X X X X X X X X X X X X X X X X	[RBD] ← [RBD] OR [RBS] OR the 8-bit contents of register RBS with register RBD
OR	OR	RWD,RWS	0B 11dsss	3	X X X X X X X X X X X X X X X X X X	[RWD] ← [RWD] OR [RWS] OR the 16-bit contents of register RWS with register RWD

Table B-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operand(s)	Object Code	Clock Cycles	Statuses	Operation Performed
REP	REP	N	1111001z	+2 per loop	D/D	Repeat the next sequential instruction (which must be a Block Transfer and Search instruction) until CX contents decrements to 0. Decrement CX contents on each repeat. If the next instruction is CMPB, CMPS, SCAS, or SCALW then repeat until CX contents decrements to 0 or Z status does not equal N
SCAS	SCAS	WD,BS	AF	15	X/D	Compare AL register contents with the extra segment data byte addressed by the DI index register using string data addressing
SCAS	SCAS	WD,WS	AF	15	X/D	Compare AX register contents with the extra segment 16-bit data word addressed by the DI index register using string data addressing
STOS	STOS	BD,BS	AA	11	X/D	Store the AL register contents in the extra segment data memory byte addressed by the DI index register using string data addressing
STOS	STOS	WD,WS	AB	11	X/D	Store the AX register contents in the extra segment 16-bit data memory word addressed by the DI index register using string data addressing
ADC	ADC	RBD,RBS	12 11dsss	3	X X X X X X X X X X X X X X X X X X	[RBD] → [RBD] + [RBS] + [C] Add the 8-bit contents of register RBS, plus the Carry status, to register RBD
ADC	ADC	RWD,RWS	13 11dsss	3	X X X X X X X X X X X X X X X X X X	[RWD] → [RWD] + [RWS] + [C] Add the 16-bit contents of register RWS, plus the Carry status, to register RWD
ADD	ADD	RBD,RBS	02 11dsss	3	X X X X X X X X X X X X X X X X X X	[RBD] → [RBD] + [RBS] Add the 8-bit contents of register RBS to register RBD
ADD	ADD	RWD,RWS	03 11dsss	3	X X X X X X X X X X X X X X X X X X	[RWD] → [RWD] + [RWS] Add the 16-bit contents of register RWS to register RWD
AND	AND	RBD,RBS	22 11dsss	3	X X X X X X X X X X X X X X X X X X	[RBD] → [RBD] AND [RBS] AND the 8-bit contents of register RBS with register RBD
AND	AND	RWD,RWS	23 11dsss	3	X X X X X X X X X X X X X X X X X X	[RWD] → [RWD] AND [RWS] AND the 16-bit contents of register RWS with register RWD
CBW	CBW		98	2		[AH] → [AL7] Extend AL sign bit into AH
CMP	CMP	RBD,RBS	3A 11dsss	3	X X X X X X X X X X X X X X X X X X	[RBD] ← [RBS] Subtract the contents of register RBD from register RBS. Discard the result, but adjust status flags
CMP	CMP	RWD,RWS	3B 11dsss	3	X X X X X X X X X X X X X X X X X X	[RWD] ← [RWS] Subtract the contents of register RWD from register RWS. Discard the result, but adjust status flags
CWD	CWD		99	5		[DX] → [AX15] Extend AX sign bit into DX

Table B-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
Register Operate (Continued)	INC	RB	FE 11000ddd	3	X	Increment the 8-bit contents of register RB [RB] ← [RB] + 1
Register Operate (Continued)	INC	RW	01000ddd	2	X	Increment the 16-bit contents of register RW [RW] ← [RW] + 1
Register Operate (Continued)	NEG	RB	F6 11011ddd	3	X	Two's complement the 8-bit contents of register RB [RB] ← [RB] + 1
Register Operate (Continued)	NEG	RW	F7 11011ddd	3	X	Two's complement the 16-bit contents of register RW [RW] ← [RW] + 1
Register Operate (Continued)	NOT	RB	F6 11010ddd	3	X	Ones complement the 8-bit contents of register RB [RB] ← [RB]
Register Operate (Continued)	NOT	RW	F7 11010ddd	3	X	Ones complement the 16-bit contents of register RW [RW] ← [RW]
Register Operate (Continued)	RCL	RB,N	1101000v 11010ddd	X	X	Rotate left through Carry the 8-bit contents of register RB, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	RCL	RW,N	1101000v 11010ddd	X	X	Rotate left through Carry the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	RCR	RB,N	1101000v 11011ddd	X	X	Rotate right through Carry the 8-bit contents of register RB, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	RCR	RW,N	1101000v 11011ddd	X	X	Rotate right through Carry the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	ROR	RB,N	1101000v 11001ddd	X	X	Rotate right the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	ROR	RW,N	1101000v 11001ddd	X	X	Rotate right the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	SAR	RB,N	1101000v 11111ddd	X	X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
Register Operate (Continued)	SAR	RW,N	1101000v 11111ddd	X	X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
Register Operate (Continued)	SHL	RB,N	1101000v 11111ddd	X	X	Shift left the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	SHL	RW,N	1101000v 11111ddd	X	X	Shift left the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
Register Operate (Continued)	SHR	RB,N	1101000v 11101ddd	X	X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
Register Operate (Continued)	SHR	RW,N	1101000v 11101ddd	X	X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
Stack	POP	DADDR	8F aa000bbb [DISP][DISP]	17+EA	X	Load the 16-bit Stack word, addressed by DADDR, increment SP by 2 [EA] ← [SP], [SP] ← [SP] + 2
Stack	POP	RW	01011ddd	8	X	Load the 16-bit Stack word, addressed by DADDR, increment SP by 2 [RW or RI] ← [SP], [SP] ← [SP] + 2
Stack	POP	SR	000r111	8	X	Load the 16-bit Stack word, addressed using Stack addressing, into the specified 16-bit register, increment SP by 2 [SR] ← [SP], [SP] ← [SP] + 2
Stack	POPF		9d	8	X	Load the 16-bit Stack word, addressed using Stack addressing, into the Status Flags register
Stack	PUSH	DADDR	FF aa110bbb [DISP][DISP]	16+EA	X	Store the 16-bit contents of the data memory word addressed by DADDR in the 16-bit Stack word addressed using Stack addressing. Decrement SP by 2

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
Register - Register Operate (Continued)	SBB	RWD,RWS	1A 11dddsss	3	X	Subtract the 8-bit contents of register RBS from RBD using two's complement arithmetic. If the Carry status was originally 1, decrement the result [RWD] ← [RWD] - [RWS] - [C]
Register - Register Operate (Continued)	SBB	RWD,RWS	1B 11dddsss	3	X	Subtract the 16-bit contents of register RWS from RWD using two's complement arithmetic. If the Carry status was originally 1, decrement the result [RWD] ← [RWD] - [RWS] - [C]
Register - Register Operate (Continued)	SUB	RBD,RBS	2A 11dddsss	3	X	Subtract the 8-bit contents of register RBS from RBD using two's complement arithmetic [RBD] ← [RBD] - [RBS]
Register - Register Operate (Continued)	SUB	RWD,RWS	2B 11dddsss	3	X	Subtract the 16-bit contents of register RWS from RWD using two's complement arithmetic [RWD] ← [RWD] - [RWS]
Register - Register Operate (Continued)	TEST	RBD,RBS	84 11regreg	3	0	AND the 8-bit contents of register RBS and register RBS. Discard the result, but adjust status flags [RBD] AND [RBS]
Register - Register Operate (Continued)	TEST	RWD,RWS	85 11regreg	3	0	AND the 16-bit contents of register RWD and register RWS. Discard the result, but adjust status flags [RWD] AND [RWS]
Register - Register Operate (Continued)	XOR	RBD,RBS	30 11dddsss	3	0	Exclusive OR the 8-bit contents of register RBS with register RBD [RBD] ← [RBD] XOR [RBS]
Register - Register Operate (Continued)	XOR	RWD,RWS	31 11dddsss	3	0	Exclusive OR the 16-bit contents of register RWS with register RWD [RWD] ← [RWD] XOR [RWS]
Register Operate	AAA		37	4	X	ASCII adjust AL register contents for addition (as described in accompanying text) Decimal adjust dividend in AL prior to dividing an unpacked decimal divisor to generate an unpacked decimal quotient. (See accompanying text for details)
Register Operate	AAM		DA 0A	83	X	After multiplying 0 unpacked decimal operands, adjust product in AX to become an unpacked decimal result. (See accompanying text for details)
Register Operate	AAS		3F	4	X	After subtracting two unpacked decimal numbers, adjust the difference in AL so that it too is an unpacked decimal number. (See accompanying text for details)
Register Operate	DAA		27	4	X	After adding two packed decimal numbers, adjust the sum in AL so that it too is a packed decimal number. (See accompanying text for details)
Register Operate	DAS		2F	4	X	After subtracting two packed decimal numbers, adjust the difference in AL so that it too is a packed decimal number. (See accompanying text for details)
Register Operate	DEC	RB	FE 11001ddd	3	X	Decrement the 8-bit contents of register RB [RB] ← [RB] - 1
Register Operate	DEC	RW	01001ddd	2	X	Decrement the 16-bit contents of register RW [RW] ← [RW] - 1

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
Other	ESC	DADDR	11011xxx aaxbbb [DISP][ISP]	8+EA		7 — [EA] The contents of the data memory location addressed by DADDR is read out of memory and placed on the data bus; however, it is not input to the CPU. CPU Halt Guarantee the CPU bus control during execution of the next sequential instruction. The next sequential allowed memory reference instruction accesses the segment identified by Segment register SR. See Table 20-1 for allowed memory reference instructions. CPU enters the WAIT state until TEST pin receives a high input signal. No operation (This is the same object code as XCHG, AX, AX.)
Other	HLT	LOCK	F0 F4	2		
Other	SEG	SR	001reg10	+ 2		
Other	WAIT	NOP	98 90	3+5n 3		

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands	Object Code	Clock Cycles	Statuses	Operation Performed
Stack (Cont.)	PUSH	RW	01010rr 000rr110	11		[SP] — [SP] - 2, [[SP]] — [RW or SR] Store the contents of the specified 16-bit register in the 16-bit Stack word addressed using Stack addressing. Decrement SP by 2
Stack (Cont.)	PUSHF	9C	10	10		Store the Status flags register contents in the 16-bit Stack word addressed using Stack addressing. Decrement SP by 2
Interrupts	INT	INT INT INT	3 V CD YY	52 51 4 or 53	0 0 0	Execute a software interrupt and vector through table entry 3 Execute a software interrupt and vector through table entry V If the O status is 1, execute a software interrupt and vector through table entry 3 Return from interrupt service routine
Interrupts	INRET		CF	24		
CLC	CLC	F8	F8	2	0	[C] — 0 Clear Carry status
CLD	CLD	FC	FC	2	0	[D] — 0 Clear Decrement/Increment select
CLI	CLI	FA	FA	2	0	[I] — 0 Clear Interrupt enable status, disabling all interrupts
CMC	CMC	F5	F5	2	X	[C] — [C] Complement Carry status
LAHF	LAHF	9F	9F	4		Transfer flags to AH register as follows: S Z O A O P I C
SAHF	SAHF	9E	9E	4	X	Transfer AH register contents to status flags as follows: S Z O A O P I C
STC	STC	F9	F9	2	1	[C] — 1 Set Carry status to 1
STD	STD	FD	FD	2	1	[D] — 1 Set Decrement/Increment status to 1
STI	STI	FB	FB	2	1	[I] — 1 Set Interrupt enable status to 1, enabling all interrupts

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)